Part of Paper #9

		l. 200
1	TOWNSEND AND TOWNSEND AND CREW I	LP
2	DANIEL J. FURNISS (State Bar No. 73531) THEODORE G. BROWN, III (State Bar No. 1146)	572)
3	JORDAN TRENT JONES (State Bar No. 16660)	· · - /
4	379 Lytton Avenue Palo Alto, California 94301	
5	Telephone: (650) 326-2400 Facsimile: (650) 326-2422	•
6	O'MELVENY & MEYERS LLP PATRICK LYNCH (State Bar No. 39749) KENNETH R. O'ROURKE (State Bar No. 12014	4)
0	400 South Hope Street Los Angeles, California 90071-2899	
8	Telephone: (213) 430-6000	
9	Facsimile: (213) 430-6407	•
10	THELEN REID & PRIEST LLP KENNETH L.NISSLY (State Bar No. 77589) SUSAN G. van KEULEN (State Bar No. 136060)). · · · · · · · · · · · · · · · · · · ·
	333 West San Carlos Street, 17 th Floor San Jose, California 95110-2701	
12	Telephone: (408) 292-5800	
13	Facsimile: (408) 287-8040	
14	Attorneys for HYNIX SEMICONDUCTOR INC.,	
15	HYNIX SEMICONDUCTOR AMERICA, INC., HYNIX SEMICONDUCTOR U.K. LTD., and	•
16	HYNIX SEMICONDUCTOR DEUTSCHLAND	GmbH
17		
18	•	
19	UNITED STATES	S DISTRICT COURT
20	FOR THE NORTHERN D	ISTRICT OF CALIFORNIA
21	SAN JOS	E DIVISION
22	THE HELD CONDITION INC. HVNIY	Case No. CV 00-20905 RMW
23	HYNIX SEMICONDUCTOR INC., HYNIX SEMICONDUCTOR AMERICA, INC.,	Cascino. CV 00 20000 Idv211
24	HYNIX SEMICONDUCTOR U.K. LTD. and HYNIX SEMICONDUCTOR	HYNIX' PRELIMINARY INVALIDITY CONTENTIONS
25	DEUTSCHLAND GmbH,	III A WITHAIT I COLLIENT TOLLO
26	Plaintiffs,	
27	v.	
28	RAMBUS, INC.,	·

Defendant.

RAMBUS, INC.,

Counterclaimant,

V.

HYNIX SEMICONDUCTOR INC., HYNIX SEMICONDUCTOR AMERICA, INC., HYNIX SEMICONDUCTOR U.K. LTD. and HYNIX SEMICONDUCTOR DEUTSCHLAND GmbH,

Counterdefendants.

Pursuant to Rules 3-3 and 3-4 of the Patent Local Rules, Plaintiffs Hynix Semiconductor Inc., Hynix Semiconductor America Inc., Hynix Semiconductor U.K. LTD., and Hynix Semiconductor Deutschland GmbH (collectively "Hynix") hereby make their Preliminary Invalidity Contentions in response to Defendant Rambus, Inc.'s ("Rambus") Disclosure of Asserted Claims. Hynix has presented its invalidity contentions basued upon Rambus' apparent claim interpretations and the claim construction Hynix will present to the Court.

These contentions are made without prejudice to Hynix' right to obtain and present at trial or in pretrial proceedings such additional information as may be acquired through discovery or otherwise in this action. Specifically, Hynix bases its present invalidity contentions on Rambus' Preliminary Infringement Contentions and Disclosure of Asserted Claims. If the Court permits Rambus, on motion to, assert different representative claims, Hynix reserves the right to supplement its invalidity contentions. Formal discovery is on-going and Hynix' investigation is still underway. Moreover, the scope of prior art relevant in this case may be further altered or defined by the Court's ruling on claim construction. Hynix, therefore, reserves the right to modify or add to this list as provided under the Patent Local Rules.

·19

I. ASSERTED CLAIMS

Rambus' Disclosure of Asserted Claims identified the following claims from nine of the eleven patents-in-suit.¹

4		
5	U.S. Patent Number	Asserted Claims
6	5,915,105 ("the '105 patent") Glann	31, 34, 35, 40
7	5,953,263 ("the '263 patent") Im	1, 2, 3, 4
8	5,995,443 ("the '443 patent") The	1, 3, 6
9	6,032,214 ("the '214 patent") Glenn	15, 18, 25, 26
10	6,034,918 ("the '918 patent")	18, 24, 33
11 12	6,035,365 ("the '365 patent")	1, 4
13	6,038,195 ("the '195 patent")	11, 17, 18, 19
14	6,067,592 ("the '592 patent")	35, 38
15	6,101,152 ("the '152 patent")	12, 14, 16
1 -		

Rambus' Disclosure Of Asserted Claims did not identify any representative claims from the '215 or '804 patents. By letter of counsel, Rambus later attempted to cure this omission by informally identifying claim 4 of the '365 patent and claim 3 of the '265 patent as representative of the '804 patent and claims 1, 3 and 6 of the '443 patent as representative of the '215 patent.

Rambus' Disclosure Of Asserted Claims also listed claims from a pending Rambus patent application that has not issued as a patent. On September 21, 2001, Rambus informally notified Hynix of its intention to substitute claims from two additional pending patent applications for asserted claims of the '105, '214 and '263 patents. Since these applications have yet to issue as patents and are not included in Rambus' counterclaim, the applications have no legal significance within this litigation. See GAF Building Materials Corp. v. Elk Corp. of Dallas, 90 F.3d 479, 483 (Fed. Cir. 1996); 35 U.S.C. § 154(a)(2); 35 U.S.C. § 271(a)] Accordingly, Hynix is not making any contentions regarding such claims at this time.

Hynix is only making invalidity contentions for the representation claims originally disclosed in Rambus' Disclosure of Asserted Claims. Hynix, however, reserves the right to amend or supplement its Preliminary Invalidity Contentions as permitted on motion to the Court.

III. ANTICIPATION OR OBVIOUSNESS—Patent Local Rule 3-3(b)

Pursuant to Patent Local Rule 3-3(b), Hynix identifies the following prior art references in support of its preliminary invalidity contentions. Where anticipation is indicated, reference is made to individual prior art references. For obviousness, Hynix has listed combinations of references. The motivation to combine references for obviousness are set forth in the invalidity claim charts. To the extent that any references are not held to be anticipatory, Hynix contends that the representative claims are obvious in view of such references.

10		1. The 105	Patent Invalidity Contentions
11	Claims	Anticipated By References	Obvious In View Of Reference Combinations
12	31	* Gigabit Logic	
13		* Redwine	
14		* Aichelmann	
		* Tam	
15		* Yoshimoto	
16		* Fischer	
17		* SCI 1	
18		* Bajwa	
19		* Siemens PIP	
		* Ono	
20		* Pelgrom (9/86)	
21		* Pelgrom (6/87)	
22		* Higuchi	
23		* Ohno	
24	34[31]	* SCI 1	* Gigabit Logic in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR
25		* Siemens PIP	Uvieghara.
26		* Pelgrom (9/86)	* Redwine in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR
27		* Pelgrom (6/87)	Uvieghara.
28			* Aichelmann in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR

1		1. The 105	Patent Invalidity C ntentions
2			Uvieghara.
3			Tam in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR; Uvieghara.
5			* Yoshimoto in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
6			* Ono OR Higuchi OR Ohno in combination with
7			any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara
8			* Fischer in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
10	0.750.47	* Higuchi	* Gigabit Logic in combination with any of the
11	35[34]	* SCI 1	following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
12			* Redwine in combination with any of the
13			following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
14	,		* Aichelmann in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR
15			Uvieghara.
16			* Tam in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
17 18			* Yoshimoto in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
19			* Fischer AND Redwine in combination with any of
20			the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
21			* SCI 1 in combination with any of the following:
22		,	Gigabit Logic; Redwine; Aichelmann; Tam; Yoshimoto; OR Higuchi.
23			* Siemens PIP in combination with any of the
24 25			following: Gigabit Logic; Redwine; Aichelmann; Tam; Yoshimoto; OR Higuchi.
	40[36]	* SCI 1	* Gigabit Logic in combination with any of the
26 27			following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
28		•	* Yoshimoto in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR

1	1. T	ne '105 Patent Invalidity Contentions
2		Uvieghara.
3		* Fischer in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
5		* Siemens PIP in combination with any of the following: Gigabit Logic; Redwine; Aichelmann; Tam; Yoshimoto; OR Higuchi.
5		* Ono or Ohno in combination with any of the
7		following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.

	1	
Claims	Anticipated By References	Obvious In View Of Reference Combinations
1	* Yamaguchi	* Fischer in combination with any of the following
1	* Saccardi	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Kumagai	
	* Fischer	* Ohno in combination with any of the following:
	* Siemens PIP	Rau; Kawamasa; Hasegawa; Saccardi; Kumagai; OR Bajwa.
	* Kanopoulos	+ CCT 1 in combination with one of the following.
	* Miller	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR
	* Pelgrom (9/86)	Kumagai.
	* Pelgrom (6/87)	
	* SCI 1	
2[1]	* Yamaguchi	* Pelgrom (9/86) OR Pelgrom (6/87) with
~ [1]	* Saccardi	Yamaguchi
	* Kumagai	* Fischer in combination with any of the following
	* Siemens PIP	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Kanopoulos	Rumagai.
	* Miller	* SCI 1 in combination with any of the following:
į	* Ohno	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* SCI 1	
2[2]	* Yamaguchi	* Fischer in combination with any of the following
3[2]	* Saccardi	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Kumagai	

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

	2. The '2	63 Patent Invalidity Contentions
<u>u · _ · _ · _ · _ · _ · _ · _ · _ · _ · </u>	* Fischer	Rau; Kawamasa; Hasegawa; Saccardi; OR
	* Siemens PIP	Kumagai.
	* Kanopoulos	
	* Miller	
•	* Pelgrom (9/86)	·
	* Pelgrom (6/87)	
	* Ohno	
	* SCI 1	
<i>A</i> [1]	* Yamaguchi	* Fischer in combination with any of the following:
4[1]	* Saccardi	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Kumagai	1xumugui.
	* Fischer	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR
	* Siemens PIP	Kumagai.
	* Kanopoulos	
	* Miller	
	* Pelgrom (9/86)	
	*Pelgrom (6/87)	
	* SCI 1	

19
20
21
22
23
24
25

3. The '443 Patent Invalidity Contentions		
Anticipated By References	Obvious In View Of Reference Combinations	
* Watanabe * Ohta * SCI 1	* Fischer in combination with any of the following: Watanabe; Yamaguchi; Redwine; OR Novak. * Siemens PIP in combination with any of the following: Watanabe; Yamaguchi; Redwine; OR Novak.	
* SCI 1	 * Watanabe in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara. * Ohta in combination with any of the following: 	
	* Watanabe * Ohta * SCI 1	

(中央の大学の大学的 1987年) 2000年(1987年) (中国の大学の大学的大学的大学の大学的大学的大学的大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大	的。这一点,就是这种人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的。这一点,我们就是一个人的,我们就是一个人的。这一个人的人的,他 第一个人的人们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的,我们就是一个人的人们就是一个人的人们就是一个人的人们的人们就
	* Fischer in combination with any of the following: Watanabe; Yamaguchi; Redwine; OR Novak, AND in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR; Uvieghara; OR Flora
	* Siemens PIP in combination with any of the following: Watanabe; Yamaguchi; Redwine; OR Novak.
6[1]	* Fischer in combination with any of the following Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Siemens PIP in combination with any of the following: Watanabe; Yamaguchi; Redwine; OR
	Novak.

Claims	Anticipated By References	Obvious In View Of Reference Combinations
15	* Yamaguchi * Fischer * SCI 1 * Siemens PIP * Miller * Pelgrom (9/86)	
18[15]	* Pelgrom (6/87) * Fischer * Siemens PIP * Miller *Pelgrom (9/86) *Pelgrom (6/87) * SCI 1	* Fischer in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai. * SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.

1
2
3
4
5
6
7
8
9
10
11

	4. The '214'	Patent Invalidity Contentions
25 [15]	* Fischer	•
	*Pelgrom (9/86)	
	* SCI 1	
	* Pelgom (6/87)	
	* Siemens PIP	
26[25]	* SCI 1	* Fischer in combination with any of the following:
	* Pelgrom (9/86)	Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* Siemens PIP	
	* Pelgrom (6/87)	

12	
13	
14	
15	
16	-
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	

5. The '918 Patent Invalidity Contentions		
Claims	Anticipated By References	Obvious In View Of Reference Combinations
18	* Fischer	
	* SCI 1	
	* Pelgrom (6/87)	
	* Siemens PIP	
•	* Kanopoulos	
	* Taguchi	
•	* Miller	
	* Pelgrom (9/86)	
24[18]	* Fischer	* Fischer in combination with any of the following Rau; Kawamasa; Hasegawa; Saccardi; OR
	* Siemens PIP	Kau, Kawamasa, masegawa, saccaru, OK Kumagai.
	* Kanopoulos	AT I i mist and a Call and a D
	* Miller	* Taguchi with any of the following: Rau, Kawamasa, Hasegawa, Hasegawa, Saccardi,
	* Pelgrom (9/86)	Kumagai, OR Bajwa
	* Pelgrom (6/87)	* SCI 1 in combination with any of the following:
	* SCI 1	Rau; Kawamasa; Hasegawa; Saccardi; OR
		Kumagai.
33[18]	* Siemens PIP	* Fischer in combination with any of the following

5. The '918 Patent Invalidity Contenti ns		
	* Pelgrom (9/86)	Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* Pelgrom (6/87)	SCI 1 in combination with any of the following:
	* SCI 1	Kawamasa; Hasegawa; Saccardi; OR Kumagai.
		Kanopoulos or Taguchi or Miller in combination with any of the following: Wiggers; Grover;
		Lofgren; Flora; OR Uvieghara.

Claims	Anticipated By References	Obvious In View Of Reference Combinations
1	* Fischer	* Fischer in combination with any of the following Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Siemens PIP	
	* Kanopoulos	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR
	* Miller	Kumagai.
	* Pelgrom (9/86)	* Ohno with Rau; Kawamasa; Hasegawa; Saccard
	* Pelgrom (6/87)	Kumagai; OR Bajwa.
	*SCI 1	
4[1]	* Siemens PIP	* Fischer in combination any of the following: Ra Kawamasa; Hasegawa; Saccardi; OR Kumagai.
:	* Pelgrom (9/86)	* Fischer in combination any of the following: Ra
	* Pelgrom (6/87)	Kawamasa; Hasegawa; Saccardi; OR Kumagai, AND in combination with any of the following:
	* SCI 1	Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
		* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
		* Kanopoulos or Miller or Ohno in combination
		with any of the following: Wiggers; Grover;
		Lofgren; Flora; OR Uvieghara.

7. The '195 Patent Invalidity Contentions

Ì	Claims	Anticipated By References	Obvious In View Of Reference Combinations
		* Saccardi	* Fischer in combination with any of the following:
	11	* Yamaguchi	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
j		* Kumagai	
		* Fischer	* Ohno in combination with any of the following:
		* Siemens PIP	Rau; Kawamasa; Hasegawa; Saccardi; Kumagai; OR Bajwa.
		* Kanopoulos	
		* Miller	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR
		* Pelgrom (9/86)	Kumagai.
		* Pelgrom (6/87)	
		* SCI 1	
ł	4 50 7 4 7	* Saccardi	* Fischer in combination with any of the following
	17[11]	* Yamaguchi	Rau; Kawamasa; Hasegawa; Saccardi; OR
		* Kumagai	Kumagai.
		* Fischer	* SCI 1 in combination with any of the following:
		* Siemens PIP	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
		* SCI 1	
ŀ	4.054.53	* Saccardi	* Fischer in combination with any of the following
	18[17]	* Yamaguchi	Rau; Kawamasa; Hasegawa; Saccardi; OR
		* Kumagai	Kumagai.
		* Fischer	*Ohno with Rau
		* Siemens PIP	* SCI 1 in combination with any of the following:
		* Kanopoulos	Rau; Kawamasa; Hasegawa; Saccardi; OR
		* Miller	Kumagai.
		* Pelgrom (9/86)	
		* Pelgrom (6/87)	
		* SCI 1	· · · · · · · · · · · · · · · · · · ·
	19[17]	* Fischer	* Saccardi in combination with any of the following
		* Siemens PIP	Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
		SCI 1	* Pelgrom (9/86) with Yamaguchi.
		2011	* Pelgrom (6/87) with Yamaguchi.

	* Yamaguchi in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* Kumagai in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* Fischer in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai, AND in combination with any of the
.,	following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* SCI 1 in combination with any of the following:
	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Kanopoulos OR Miller OR Ohno with Wiggers; Grover; Lofgren; Flora; OR Uvieghara.

	8. The '592	Patent Invalidity Contentions
Claims	Anticipated By References	Obvious In View Of Reference Combinations
35	* Saccardi * Yamaguchi * Kumagai * Fischer * Siemens PIP	* Fischer in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai. * Ohno with Rau; Kawamasa; Hasegawa; Saccardi; Kumagai; OR Bajwa.
	* Kanopoulos * Miller * Pelgrom (9/86) * Pelgrom (6/87) * SCI 1	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
38 [35]	* Siemens PIP * SCI 1	* Saccardi in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara. * Pelgrom (9/86) with Yamaguchi. * Pelgrom (6/87) with Yamaguchi.

1
2
3
4
5
6
7
8
9
10
11
12
13

8. The '592	Patent Invalidity Contentions
	* Yamaguchi in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
·	* Kumagai in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* Fischer in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* Fischer in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai, AND in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
	* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.

		Patent Invalidity Contentions
Claims	Anticipated By References	Obvious In View Of Reference Combinations
12[11]	* Saccardi	* Fischer in combination with any of the following
	* Yamaguchi	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Kumagai	* SCI 1 in combination with any of the following:
	* Fischer	Rau; Kawamasa; Hasegawa; Saccardi; OR
	* Siemens PIP	Kumagai.
	* Kanopoulos	* Ohno in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; Kumagai;
	* Miller	OR Bajwa.
	* Pelgrom (9/86)	
·	* Pelgrom (6/87)	
	* SCI 1	
14[11]	* Yamaguchi	* Fischer in combination with any of the following
	* Kumagai	Rau; Kawamasa; Hasegawa; Saccardi; OR Kumagai.
	* Fischer	
	* Siemens PIP	* SCI 1 in combination with any of the following:
	* Kanopoulos	Rau; Kawamasa; Hasegawa; Saccardi; OR

1		9. The	152 Patent Invalidity Contenti ns
2		* Miller	Kumagai.
3		* Pelgrom (9/86)	
4		* Pelgrom (6/87)	
5		* SCI 1	
6	16[11]	* Fischer * Siemens PIP	* Saccardi in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
7		* Pelgrom (9/86)	* Yamaguchi in combination with any of the
8		* Pelgrom (6/87)	following: Wiggers; Grover; Lofgren; Flora; OR
9		* SCI 1	Uvieghara.
10			* Kumagai in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
11		· •	
12			* Fischer in combination with any of the following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
13			* Fischer in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR
14			Kumagai, AND in combination with any of the
15			following: Wiggers; Grover; Lofgren; Flora; OR Uvieghara.
16			
17			* SCI 1 in combination with any of the following: Rau; Kawamasa; Hasegawa; Saccardi; OR
18			Kumagai.
19 20			* Kanopoulos OR Miller OR Ohno in combination with any of the following: Wiggers; Grover;
			Lofgren; Flora; OR Uvieghara.
21			
22		11 110 11 0 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Hynix also identifies the following additional references in support of its invalidity contentions:

• Each of Kawamasa, Hasegawa, Taguri, and Mattausch references discloses every element of the following asserted claims:

'263 - 1, 2, 3, 4 '195 - 11,17, 18

'592 - 35

23

24

25

26

27

28

'152 - 12, and

)]
1	Each of the references in (1) in combination with one or more of Grover, Wiggers,
2	Lofgren, Flora, and Masuda discloses every element of the following asserted claims: '195 - 19
3	'592 - 38
4	'152 - 16, and
-	• Each of the references in (1) in combination with Iqbal, Ohno, Ono, and Poon discloses
3	every element of the following asserted claims: '365 - 1
6	'152 - 14
7	• Fujitsu 86-87 data book - MB81461-12, -15 starting at page 1-102 discloses every
8	element of the following asserted claims:
9	'105 - 31, 40 '214 - 15
10	'918 - 18
11	• Each of the references in (4) in combination with Cydra 5 discloses every element of the
	following asserted claims:
12	'214 - 18 '918 -24
13	J10 -2-4
14	 Advanced Micro Devices 86 data book - AM9OC644 starting at page 4-143 discloses every element of the following asserted claims:
15	'105 - 31, 40
16	'214 - 15 '918 - 18, and
17	
18	 Each of the references in (6) in combination sydra 5 discloses every element of the following asserted claims:
	'214 - 18
19	'918 -24
20	
21	
22	
23	
24	
25	
26	
27	
28	

IV. INVALIDITY CLAIM CHARTS—Patent Local Rule 3-3(c)

Pursuant to Patent Local Rule 3-3(c), attached are the following invalidity claim charts. The charts are organized by comparing each primary prior reference against the asserted claims.

4

5	<u>Chart Number</u>	Primary Prior Art Reference
6	1	Siemens PIP
7	2	SCI 1
8	3	Fischer
9	4	Bajwa
10	5	Yamaguchi
11	6	Saccardi
12	7	Kumagai
13	8	Gigabit Logic
14	9	Watanabe
15	10	Redwine
16	11	Aichelmann
17	12	Yoshimoto
18	13	Tam
19	. 14	Ohta
20	15	Chin
21	16	Penzel
22	17	Ong
23	18	Ebbers
24	19	Kanopoulus
25	20	Taguchi
26	21	Miller
27	22	Novak
28	23	Ono

1		Chart Number	Primary Prior Art Reference
2	-	24	Pelgrom (9/86)
3		25	Pelgrom (6/87)
4		26	Higuchi
5		27	Ohno
6		28	Iqbal
7		29	SCI 2
8	111	•	
9	111	·	•
10	111	·	
11		•	
12		•	
13		•	•
14	•		
15			•
16	,	•	
17			
18			
19			
20			•
21			•
22			
23			
24			
25			
26			-
27			
28			

1	V. DEFENSES BASED UPON 35 U.S.C. § 112(1) & (2)—Patent Local Rule 3-3(d)
2	Local Rule 3.3(d) Contentions
3	
4	A. INVALIDITY UNDER 35 U.S.C. §112(1)
5	Hynix contends that the following of the representative claims of the patents in suit are invalid
6	for failure to meet the requirements of 35 U.S.C. § 112, paragraph 1:
7	Local Rule 3.3(d) Contentions '105 patent, claims 34, 35, 40;
8	'443 patent, claims 1, 3, 6; '214 patent, claim 26;
9	'918 patent, claim 33. '195 patent, claim 19;
10	'365 patent, claim 13,
11	'592 patent, claim 38; and
11	'152 patent, claim 16.
12	
13	1. Claims 1.3 And 6 of '443 Patent – 35 U.S.C. §112(1) (Written Description)
14	Claims 1, 3, and 6 of the '443 patent include the following limitations of claim 1 of this paten
15	a first subarray section having a first internal I/O line to access data from a first memory cell location and a second internal I/O line to access data from a
16	second memory cell location, wherein the first and second memory cell locations are in the first subarray section;
17	
18	a second subarray section having a first internal I/O line to access data from a third memory cell location and a second internal I/O line to access data from a
19	fourth memory cell location, wherein the third and fourth memory cell locations are in the second subarray section;
20	
21	the multiplexer circuitry couples the first internal I/O line of the first subarray section to an input of the first output driver and couples the first internal I/O line
22	of the second subarray section to an input of the second output driver in response to the clock edge of the first internal clock signal; and
23	
24	the multiplexer circuitry couples the second internal I/O line of the first subarray section to an input of the first output driver and couples the second internal I/O
24	line of the second subarray section to an input of the second output driver in
25	response to the clock edge of the second internal clock signal.
26	
27	The specification of the '443 patent discloses "three different techniques to provide the
28	additional internal I/O line required and to supply data to memory cells at this rate." '443 patent, col

24:3-31, referencing Figs. 10, 15, and 17. None of these three techniques, and no other disclosure of the '443 patent, includes any description or disclosure of the particular arrangement specifically recited in the claims of the '443 patent, or any disclosure of which and how many cells and cell locations are routed to each of at least two output drivers, or the recited operation of the multiplexer in response to first and second internal clock signal edges. Accordingly, claim 1 of the '443 patent, and claims 3 and 6 which are dependent on and incorporate all of the limitations of claim 1, are invalid for failure to comply with the written description requirement of 35 U.S.C. § 112, paragraph 1.

2. <u>Claim 1 Of The '443 Patent – 35 U.S.C. §112(1) (Written Description)</u> Claims 1 of the '443 patent also recites:

clock generation circuitry, coupled to the clock receiver circuitry, to generate a first internal clock signal having a clock edge which is synchronized with the external clock signal and to generate a second internal clock signal having a clock edge which is synchronized with the external clock signal;

The specification of the '443 patent does not disclose the generation of any internal clock signals which are "synchronized" with an external clock signal. The only disclosure of internal clock signals (which are used to operate a multiplexer, as also required by the claim) disclosed in the specification of the '443 patent are internal clock signals 73 and 74, which has a clock edge one receiver delay before the midpoint between the edges of two external clock signals. This midpoint is not synchronized to the clockedges of either external clock; therefore, the internal clocks are not synchronized to any external clock. For this reason also, Claim 1 of the '443 patent, and claims 3 and 6 which are dependent on and incorporate all of the limitations of claim 1, are invalid for failure to comply with the written description requirement of 35 U.S.C. § 112, paragraph 1.

3. "Delay Locked Loop" – 35 U.S.C. §112(1) (Written Description) The following claims each recite a delay locked loop:

```
'105 patent, claims 34, 35, 40;
'443 patent, claims 1, 3, 6;
'214 patent, claim 26;
'918 patent, claim 33.
'195 patent, claim 19;
'365 patent, claim 1; and
```

.18

'592 patent, claim 38.

There is no disclosure in the specifications or drawings, as originally filed, of any of the patents in suit of anything that would have been understood by one of skill in the art at the time the invention was made as a "delay locked loop, or even as a "phase locked loop." Neither the term "delay locked loop" nor the term "phase locked loop" was even introduced into the claims of any of the applications for the patents in suit (or related applications) until several years after the original application for the patents in suit was filed, in April, 1990. No similar or analogous terminology was used in the original application for the patents in suit, and none of the applications leading up to the issuance of the patents in suit actually discloses any circuit or feature that would have been understood by one of skill in the art at the time the invention was made as constituting a delay locked loop.

Therefore, these claims are invalid as failing to meet the written description requirement of 35 U.S.C. § 112, paragraph 1.

4. "Delay Locked Loop" – 35 U.S.C. §112(1) (Enablement)

(Enablement) The following claims each recite a delay locked loop:

'105 patent, claims 34, 35, 40;

'443 patent, claims 1, 3, 6;

'214 patent, claim 26;

'918 patent, claim 33; '195 patent, claim 19;

'365 patent, claim 1; and

'592 patent, claim 38.

Even assuming that the applications for the patents in suit disclose a delay locked loop, the disclosures of a delay locked loop in the patents in suit (all of which are substantially the same for the present purposes) are insufficient to meet the requirements of 35 U.S.C. § 112, paragraph 1. Figures 12 and 13 and their attendant description contain only a high level discussion of the objectives to be achieved by the circuit shown in block diagram in Figure 12. No detail of the circuitry proposed to be included in any of the delay line blocks shown in Figure 12 is disclosed. No instructions or descriptions are provided as to how to design or operate the circuits represented by blocks in Figure 12, including the blocks designated "filter" and delay lines 103, 104, 105, and 106. Given the level of

difficulty, at the time the original application was filed (April, 1990), of designing operable phase- or delay- locked loops, particularly that could operate in connection with the bus clock frequencies disclosed by the inventors (250 MHz), the disclosure in insufficient to enable one of ordinary skill at the time the invention was made to make and use the invention claimed in the above claims without undue experimentation.

B. INVALIDITY DEFENSES UNDER 35 U.S.C. §112(2)

Hynix contends that the following of the representative claims of the patents in suit are invalid for failure to comply with the requirements of 35 U.S.C. § 112, paragraph 2:

'214 patent, claim 18; '105 patent, claim 35; and '195 patent, claim 19.

1. Claim 18 of The '214 Patent - 35 U.S.C. §112(2)

Claim 18 of the '214 patent, and particularly the term

"the code being representative of a number of clock cycles of the first and second external clock signals to transpire before data is output onto the bus in response to the first read request,"

by the code run concurrently, sequentially, or in some other relationship before data is output. The time after which data is output is thus undefined in any case in which the first and second external clocks have different frequencies or phases or both. Claim 18 is thus invalid for failing to particularly point out and distinctly claim any subject matter regarded as an invention.

2. Claim 35 Of The '105 Patent - 35 U.S.C. §112(2)

Claim 35 of the '105 patent contains no antecedent basis for the term "first and second internal clock generation circuitry." The other portions of the claim, and the claims on which claim 35 are dependent refer only to "internal clock generation circuitry" and include no reference to "first and second clock generation circuitry. Claim 35 is thus invalid for failing to particularly point out and

distinctly claim any subject matter regarded as an invention.

3. Claim 19 Of The '105 Patent - 35 U.S.C. §112(2)

Claim 19 of the '105 patent refers to "the plurality of output drivers." The other portions of this claim and the claims upon which claim 19 is dependent make no reference to either output drivers or a plurality of output drivers. Claim 19 is thus invalid for failing to particularly point out and distinctly claim any subject matter regarded as an invention.

C. INVALIDITY BASED UPON RAMBUS' CLAIM CONSTRUCTION – 35 U.S.C. §112(1)

In addition, Hynix contends that, if certain terms in the representative claims of the patents in suit are construed as apparently contended by Rambus, then the following of the representative claims are invalid for failure to meet the written description requirement of 35 U.S.C. § 112, paragraph 1:

```
'105 patent, claims 31, 34, 35, 40; '263 patent, claims 1, 2, 3, 4; '443 patent, claims 1, 3, 6; '214 patent, claims 15, 18, 25, 26; '918 patent, claims 18, 24, 33.; '195 patent, claims 11, 17, 18, 19; '365 patent, claims 1, 4; and '592 patent, claims 35, 38. '152 patent, claims 12, 14, 16;
```

The basis of these contentions is outlined below.

1. "Bus" - 35 U.S.C. §112(1)

Rambus appears to construe the term "bus" as "a plurality of signal lines between two electrically communicating devices" or another similarly broad construction. If the term "bus" is interpreted in this or a similar manner, at least the following representative claims of the patents in suit are invalid for failure to meet the written description requirement of 35 U.S.C. § 112, paragraph 1:

```
'105 patent, claims 31, 34, 35, 40;
```

^{&#}x27;263 patent, claims 2, 3; '443 patent, claims 1, 3, 6;

^{&#}x27;214 patent, claims 15, 18, 25, 26;

^{&#}x27;918 patent, claims 18, 24, 33;

26

27

28

'195 patent, claims 11, 17, 18, 19;

'365 patent, claims 1, 4; and

'592 patent, claims 35, 38.

The specifications of the patents in suit, which are substantially identical for the purposes of these contentions, expressly limit the type and characteristics of the bus recited in these claims. The following are exemplary statements from the specifications of the patents in suit expressing such limitations (column and line references are to the specification of the '152 patent; the corresponding references to the specifications of the other patents in suit vary slightly):

> The present invention includes a memory subsystem comprising at least two semiconductor devices, including at least one memory device, connected in parallel to a bus, where the bus includes a plurality of bus lines for carrying substantially all address, data and control information needed by said memory devices, where the control information includes device-select information and the bus has substantially fewer bus lines than the number of bits in a single address, and the bus carries device-select information without the need for separate device-select lines connected directly to individual devices. ['152; 3:44-54]

Referring to FIG. 2, a standard DRAM 13, 14, ROM (or SRAM) 12, microprocessor CPU 11, I/O device, disk controller or other special purpose device such as a high speed switch is modified to use a wholly bus-based interface rather than the prior art combination of pointto-point and bus-based wiring used with conventional versions of these devices. The new bus includes clock signals, power and multiplexed address, data and control signals. In a preferred implementation, 8 bus data lines and an Address Valid bus line carry address, data and control information for memory addresses up to 40 bits wide. Persons skilled in the art will recognize that 16 bus data lines or other numbers of bus data lines can be used to implement the teaching of this invention. The new bus is used to connect elements such as memory, peripheral, switch and processing units. ['152, col. 3:55 -4:3]

In the system of this invention, DRAMs and other devices receive address and control information over the bus and transmit or receive requested data over the same bus. Each memory device contains only a single bus interface with no other signal pins. ['152; 4:3-8]

The present invention is designed to provide a high speed, multiplexed bus for communication between processing devices and memory devices and to provide devices adapted for use in the bus system. The invention can also be used to connect processing devices and other devices, such as I/O interfaces or disk controllers, with or without memory devices on the bus. The bus consists of a relatively small number of lines connected in parallel to each device on the bus. The bus carries substantially all address, data and control information needed by devices for communication with other devices on the bus. In many systems using the present invention, the bus carries almost every signal between every device in the entire system. There is no need for separate device-select lines since device-select information for each device on the bus is carried over the bus. There is no need for separate address and data lines because address and data information can be sent over the same lines. ['152; 5:24-40]

* * *

All information sent between master devices and slave devices is sent over the external bus, which, for example, may be 8 bits wide. This is accomplished by defining a protocol whereby a master device, such as a microprocessor, seizes exclusive control of the external bus (i.e., becomes the bus master) and initiates a bus transaction by sending a request packet (a sequence of bytes comprising address and control information) to one or more slave devices on the bus. An address can consist of 16 to 40 or more bits according to the teachings of this invention. Each slave on the bus must decode the request packet to see if that slave needs to respond to the packet. ['152; 6:47-58]

* * *

In the bus-based system of this invention, a mechanism is provided to give each device on the bus a unique device identifier (device ID) after power-up or under other conditions as desired or needed by the system. A master can then use this device ID to access a specific device, particularly to set or modify registers 170 of the specified device, including the control and address registers. In the preferred embodiment, ... ['152; 14:44-51]

* * *

The bus architecture of this invention makes possible an innovative 3-D packaging technology. By using a narrow, multiplexed (time-shared) bus, the pin count for an arbitrarily large memory device can be kept quite small--on the order of 20 pins. Moreover, this pin count can be kept constant from one generation of DRAM density to the next. ['152: 17:23-28]

The method of this invention does not require changing the overall method used for column access, but does change implementation details. Many of these details have been implemented selectively in certain fast memory devices, but never in conjunction with the bus architecture of this invention. ['152; 23:57-62]

The stated objects of the invention are in full accord with these limiting statements, as is the characterization of the prior art contained in the specifications of all of the patents in suit.

The '152 patent, and all of the patents in suit, clearly describe the invention as limited to a system, method, or device(s) incorporating, operable with, or interfacing to only a narrow bus with a multiplexed set of signal lines used to transmit address, data, and control information. In view of the disclosure of each of the patents in suit, one of skill in the art would understand the specification accordingly. To the extent the term "bus" is interpreted more broadly, the above claims are invalid for failure to comply with the written description requirement of 35 U.S.C. § 112, paragraph 1.

2. The Term "Synchronized Memory Device" - 35 U.S.C. §112(1)

Rambus appears to construe the term "synchronous memory device" as "a memory device in which address, data, and control signals are recognized and/or transferred in response to an external clock" or another similar definition. If the term "synchronous memory device" is interpreted in this or a similar manner, at least the following representative claims of the patents in suit are invalid for failure to meet the written description requirement of 35 U.S.C. § 112, paragraph 1:

```
'105 patent, claims 31, 34, 35, 40; '152 patent, claims 12, 14, 16; '195 patent, claims 11, 17, 18, 19; '214 patent, claims 15, 18, 25, 26; '263 patent, claims 1 - 4; '365 patent, claims 1, 4; '443 patent, claims 1, 3, 6; '592 patent, claims 35, 38; and '918 patent, claims 18, 24, 33.
```

The specifications of the patents in suit, which are substantially identical for the purposes of these contentions, expressly limit the type and characteristics of the "synchronous memory device" recited in these claims. The following are exemplary statements from the specifications of the patents

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

in suit expressing such limitations (column and line references are to the specification of the '152 patent; the corresponding references to the specifications of the other patents in suit vary slightly):

The present invention includes a memory subsystem comprising at least two semiconductor devices, including at least one memory device, connected in parallel to a bus, where the bus includes a plurality of bus lines for carrying substantially all address, data and control information needed by said memory devices, where the control information includes device-select information and the bus has substantially fewer bus lines than the number of bits in a single address, and the bus carries device-select information without the need for separate device-select lines connected directly to individual devices. ['152; 3:44-54]

* * *

In the system of this invention, DRAMs and other devices receive address and control information over the bus and transmit or receive requested data over the same bus. Each memory device contains only a single bus interface with no other signal pins. ['152; 4:3-8]

* * *

The present invention is designed to provide a high speed, multiplexed bus for communication between processing devices and memory devices and to provide devices adapted for use in the bus system. The invention can also be used to connect processing devices and other devices, such as I/O interfaces or disk controllers, with or without memory devices on the bus. The bus consists of a relatively small number of lines connected in parallel to each device on the bus. The bus carries substantially all address, data and control information needed by devices for communication with other devices on the bus. In many systems using the present invention, the bus carries almost every signal between every device in the entire system. There is no need for separate device-select lines since device-select information for each device on the bus is carried over the bus. There is no need for separate address and data lines because address and data information can be sent over the same lines. ['152; 5:24-40]

* * *

All information sent between master devices and slave devices is sent over the external bus, which, for example, may be 8 bits wide. This is accomplished by defining a protocol whereby a master device, such as a microprocessor, seizes exclusive control of the external bus (i.e., becomes the bus master) and initiates a bus transaction by sending a request packet (a sequence of bytes comprising address and control

20

21

22

23

24

25

26

27

28

information) to one or more slave devices on the bus. An address can consist of 16 to 40 or more bits according to the teachings of this invention. Each slave on the bus must decode the request packet to see if that slave needs to respond to the packet. ['152; 6:47-58]

In the bus-based system of this invention, a mechanism is provided to give each device on the bus a unique device identifier (device ID) after power-up or under other conditions as desired or needed by the system. A master can then use this device ID to access a specific device, particularly to set or modify registers 170 of the specified device, including the control and address registers. In the preferred embodiment, ... ['152; 14:44-51]

The stated objects of the invention are in full accord with these limiting statements, as is the characterization of the prior art contained in the specifications of all of the patents in suit.

The '152 patent, and all of the patents in suit, clearly describe the invention as limited to a system, method, or device(s) incorporating, operable with, or interfacing to only a narrow bus with a multiplexed set of signal lines used to transmit address, data, and control information. In view of the disclosure of each of the patents in suit, one of skill in the art would understand the specification accordingly, and understand that a "synchronous memory device" is limited to a memory device with an interface to the narrow, multiplexed bus disclosed in the specifications. To the extent the term "synchronous memory device" is interpreted more broadly, the above claims are invalid for failure to comply with the written description requirement of 35 U.S.C. § 112, paragraph 1.

"Read Request" - 35 U.S.C. §112(1) 3.

Rambus appears to construe the term "read request" as "a message, instruction, or command received by a memory device directing, instructing, or commanding the memory device to output data" or another similar definition, without regard to whether the message, instruction of command occurs over a plurality of clock cycles or whether it provides a sufficient address to allow the memory device to unambiguously determine which data are to be read out in response. If the term "read request" is interpreted in this or a similar manner, at least the following representative claims of the patents in suit are invalid for failure to meet the written description requirement of 35 U.S.C. § 112,

paragraph 1:

```
'263 patent, claims 1, 2, 3, 4;
'443 patent, claims 1, 3, 6;
'214 patent, claims 15, 18, 25, 26;
'918 patent, claims 18, 24, 33;
'195 patent, claims 11, 17, 18, 19;
'365 patent, claims 1, 4; and
'592 patent, claims 35, 38.
```

4

5

10

11

12

13

15

16

18

19

20

21

22

23

24

25

26

27

28

All embodiments (actually, the single embodiment) disclosed in the patents in suit (all of which have the same disclosure for present purposes) utilize "request packets" to both transmit instructions or commands (and data, for memory array write operations) to a memory device and receive responses from the memory device. The use of such packets is crucial to the operation of the disclosed narrow, multiplexed bus and the attainment of the stated advantages of systems constructed using this bus. Even assuming that a read request need not necessarily take the form of a packet per se, one of ordinary skill would recognize from these and other aspects of the disclosure of the patents in suit that, at a minimum, a read request must include control information designating at least the type of operation to be performed and sufficient address information to allow a memory device to respond to the request by reading out unambiguously specified data. One of ordinary skill would also recognize from the disclosure that the read request must be transmitted over the narrow, multiplexed bus of the invention over multiple clock cycles in order to attain the stated advantages and objective of 17 || the disclosed embodiment. To the extent that the above claims are or can be interpreted more broadly than this, the above claims are all invalid for failure to satisfy the written description requirement of 35 U.S.C. § 112, paragraph 1.

"External Clocks" – 35 U.S.C. §112(1) 4.

Rambus appears to construe the each of the terms "first external clock" and "second external clock" as a clock signal external to the memory device" or another similar definition. If the terms "first external clock" and "second external clock" are interpreted in this or a similar manner, at least the following representative claims of the patents in suit are invalid for failure to meet the written description requirement of 35 U.S.C. § 112, paragraph 1:

```
'105 patent, claim 40;
'214 patent, claims 15, 18, 25, 26;
'365 patent, claims 1, 4; and
```

'152 patent, claim 14.

The Rambus patents in suit, all of which have substantially the same specification for present purposes, disclose only one clocking scheme, in which a single clock signal is routed to each device on the bus twice - on an outgoing path and a return path. Each device on the bus samples the clock signal on both paths; these two samplings are the only clock signals disclosed that could be considered first and second external clocks. Due to flight time delays, the clock signals sampled each individual device are out of phase, the mid-point between the edges of the two sampled clock signals occur at the same time for all devices on the bus. In this way, each device determines the "system" clock, which is the same for all devices on the bus. The use of this "system" clock signal, represented by the midpoints of the early and late clock signals is crucial to the proper operation all disclosed or suggested variants of the single disclosed embodiment of the invention. One of ordinary skill would understand that this disclosed clocking system requires that the first and second external clock signals each individually provide different timing information to any particular device, such that a common "system" clock can be determined. To the extent that the above claims are or can be interpreted not to require that the first and second clocks each provide different timing information to any particular device, the above claims are invalid for failure to satisfy the written description requirements of 35 U.S.C. § 112, paragraph 1.

27

TABLE OF CONTENTS

TAB NO.

4	Referenced Documents Char
1	Siemens PIP
2	SCI 1
3	Fischer
. 4	Bajwa
5	Yamaguchi
6	Saccardi
7	Kumagai
8	Gigabit Logic
9	Watanabe
10	Redwine
11	Aichelmann
12	Yoshimoto
13	Tam
14	Ohta
15	Chin
16	Penzel
17	Ong .
18	Ebbers
19	Kanupoulus
20	Taguchi
21	Miller
22	Novak

TAB NO. 23 Ono Pelgrom (9/86) 24 Pelgrom (6/87) 25 Higuchi 26 Ohno **27** 28 Iqbal SCI 2 29 1986-87 Data Book Memories (Fujitsu) B 1986 Bipolar/MOS Memories Data Book (Advanced Micro Devices) \mathbf{C} 1987 "A 32-kbit Variable-Length Shift Region of Digital Audio Application," D

October 1, 2001

Marcel J.M. Pelgrom, et al.

PROOF OF SERVICE

I hereby certify and declare under penalty of perjury that the following statements are true and correct:

1. I am over the age of 18 years and am not a party to the within cause. My business

- 1. I am over the age of 18 years and am not a party to the within cause. My business address is 379 Lytton Avenue, Palo Alto, California 94301.
- 2. Following said practice, on October 1, 2001, I caused to be served by express courier a true copy of the attached document titled exactly HYNIX' PRELIMINARY INVALIDITY CONTENTIONS to the following:

Cecilia H. Gonzalez
Joseph P. Lavelle
Basil C. Culyba
HOWREY SIMON ARNOLD & WHITE, LLP
1299 Pennsylvania Avenue, N.W.
Washington, D.C. 20004

Evangelina M. Almirantearena HOWREY SIMON ARNOLD & WHITE, LLP 301 Ravenswood Avenue Menlo Park, CA 94025

EXECUTED this 1st day of October, 2001, at Palo Altø, California.

Mary Bernstein

32 -

Idex Pale of Issue Referenced As Tific Recin Bates End Bates End Bates A.M. Wiggers 03/05/1991 Wiggers Generation Of Topology Independent Reference HR905_010509 HR905_016 da, Notborn; I., Masayoshi; I., Masayoshi; I., Macakazu 02/02/1993 Masuda Clock Signal Supply System HR905_01647 HR905_016 Dynamic, Namikaru 09/26/1989 Microcomputer Capable Of Accessing Internal Memory At A Desired Variable Access Time HR905_010859 HR905_010 HR905_010859 O.Hin; Wei Hwang; C. Lu 09/26/1988 Chin Dynamic Ram Having Multiplexed Twin I/O Line HR905_010859 HR905_010 HR905_010 HR905_010 HR905_010 Access Register thy J. Ebbers; Leton; Nathar R., Veiryuki; Vya, Streen W. 02/19/1991 Ebbers (US672) Video RAM with External Select of Active Serial HR905_010833 HR905_010 Access Register HR905_010831 HR905_010 HR905_010 HR905_010 July Streen W. 05/22/1990 Higuchi Semiconductor Integrated Circuit HR905_010970 HR905_01 July Jane J. 05/22/1990 HR905_010 Digital Delay Unit with Interteaved Memory HR905_011487	HR905_011514	HR905_011499	Data Transfer Control System (translation included)		04/14/1986	Hashimoto, Shigeru; Nishimura, Naoyuki	JP 61-72350
Ider Page of Issue Referenced As Title Egen Dates Egen Dates Ead Ba A.M. Wiggers 03/05/1991 Wiggers Generation Of Topology Independent Reference HR905_010509 HR905_da Ba da, Norboru; Mawai, Ryotuo; Masakazu 02/02/1993 Masuda Clock Signal Supply System HR905_010647 HR905_to0509 HR90	1 1		System (translation	Kumagai (JP951)	01/31/1989	Takashi Kumagai	JP 64-29951
Ider Darke of Issue Referenced As Title Regin Bates End Ba A.M. Wiggers 03/05/1991 Wiggers Generation Of Topology Independent Reference HR905_010509 HR905 da, No-thoru; 02/02/1993 Masuda Clock Signal Supply System HR905_010647 HR905_10647 kawai, Ryoshori; Immoto, Masakazu 09/26/1983 Microccomputer Capable Of Accessing Internal Microccomputer Capable Of Accessing Internal Memory At A Desired Variable Access Time HR905_010756 HR905_ 1c. Manabu; ye. C. Lu 09/26/1988 Chin Dynamic Ram Having Multiplexed Twin I/O Line Pairs HR905_010859 HR905_ Messakazu 02/16/1988 Semiconductor Memory Having Error Correcting Pairs HR905_010883 HR905_ My J. Ebbers; VC. Lu 03/19/1991 Ebbers (US672) Video RAM with External Select of Active Serial HR905_010883 HR905_ My J. Steven W. salbic; Todd 03/19/1991 Ebbers (US672) Video RAM with External Select of Active Serial HR905_010934 HR905_ Monabar, Suguru 05/22/1990 Higuchi Semiconductor Integrated Circuit HR905_010991 HR905_ <	HR905_011354	HR905_011345	Semiconductor Read/Write Memory Array Having Serial Access	Redwine	05/18/1982	Donald J. Redwine; Lionel S. White, Jr.; G.R. Mohan Rao	US 4,330,852
Itter Date of Susue Referenced As Title Begin Bates End Ba A.M. Wiggers 03/05/1991 Wiggers Generation Of Topology Independent Reference HR905_010509 HR905_ da, Nocboru; kawai, Ryotaro; kawai, Ryota	HR905_011004		Digital Delay Unit with Interleaved Memory	Yoshimoto (US937)	07/18/1989	Masahiko Yoshimoto	US 4,849,937
Inter Date of Issue Referenced As Issue Title Begin Bates End Bates A.M. Wiggers 03/05/1991 Wiggers (US262) Generation Of Topology Independent Reference HR905_010509 HR905_ da, Norboru; Nasayoshi; U, Masayoshi; U, Masayoshi; U, Masayoshi; U, Masayoshi; U, Masakazu Clock Signal Supply System HR905_010647 HR905_ to, Manabu; Gori, Yukihiro 09/26/1989 Microcomputer Capable Of Accessing Internal Memory At A Desired Variable Access Time HR905_010859 HR905_ Chin; Wei Hwang; O6/28/1988 Chin Dynamic Ram Having Multiplexed Twin I/O Line HR905_010859 HR905_ Means Dolloss Semiconductor Memory Having Error Correcting HR905_010883 HR905_ Mya. Steven W. Babers; Hobert Lya, Steven W. Alahan R. Beiter, Robert Lya, Steven W. Babot; Todd 03/19/1991 Ebbers (US672) Video RAM with External Select of Active Scrial HR905_010934 HR905_	HR905_010990	1	Semiconductor Integrated Circuit	Higuchi	05/22/1990	Higuchi, Hisayuki; Homma, Noriyuki; Suzuki, Makota; Tachibana, Suguru	US 4,928,265
Intor Date of Issue Referenced As Title End Ba A.M. Wiggers 03/05/1991 Wiggers (US262) Generation Of Topology Independent Reference HR905_010509 HR905 da, Norboru; (u, Masayoshi; (u, Masayoshi; (u, Masayoshi; (u, Masakazu) O2/02/1993 Masuda Clock Signal Supply System HR905_010647 HR905 to, Manabu; (guchi, Yukihiro 09/26/1989 Microcomputer Capable Of Accessing Internal guchi, Yukihiro HR905_010756 HR905 Chin; Wei Hwang; O6/28/1988 Chin Dynamic Ram Having Multiplexed Twin I/O Linc HR905_010859 HR905 Masakazu 02/16/1988 Chin Semiconductor Memory Having Error Correcting HR905_010883 HR905 My J. Ebbers; (US672) Video RAM with External Select of Active Serial HR905_010934 HR905						Hiltebeitel; Robert Tamlya; Steven W. Tomashot; Todd Williams	
Itor Date of Issue Referenced As Title End Ba A.M. Wiggers 03/05/1991 Wiggers (US262) Generation Of Topology Independent Reference HR905_010509 HR905 da, Norboru; kawai, Ryotaro; u, Masayoshi; unmoto, Masakazu 02/02/1993 Masuda Clock Signal Supply System HR905_010647 HR905 to, Manabu; guchi, Yukihiro 09/26/1989 Microcomputer Capable Of Accessing Internal Memory At A Desired Variable Access Time HR905_010859 HR905 Chin; Wei Hwang; Chin 06/28/1988 Chin Dynamic Ram Having Multiplexed Twin I/O Line HR905_010859 HR905 YC. Lu 02/16/1988 Semiconductor Memory Having Error Correcting HR905_010883 HR905			Ħ	Ebbers (US672)	03/19/1991	Timothy J. Ebbers; Satish Gupta; Randall L. Henderson: Nathan R	US 5,001,672
Intor Date of Issue Referenced As Title Title Begin Bates End Bates A.M. Wiggers 03/05/1991 Wiggers (US262) Generation Of Topology Independent Reference HR905_010509 HR905_ da, Norboru; kawai, Ryotaro; u, Masayoshi; umoto, Masakazu 02/02/1993 Masuda Clock Signal Supply System HR905_010647 HR905_ to, Manabu; computer Capable Of Accessing Internal suchi, Yukihiro 09/26/1989 Microcomputer Capable Of Accessing Internal Memory At A Desired Variable Access Time HR905_010756 HR905_010859 *Chin; Wei Hwang; Chin 06/28/1988 Chin Dynamic Ram Having Multiplexed Twin I/O Line HR905_010859 HR905_010859	HR905_010913	1 1	enductor Memory Having Error		02/16/1988	Aoki, Masakazu	US 4,726,021
ItorDate of IssueReferenced AsTitleHegin BatesEnd BatesA.M. Wiggers03/05/1991Wiggers (US262)Generation Of Topology Independent ReferenceHR905_010509HR905da, Norboru; kawai, Ryotaro; u, Masayoshi; umoto, Masakazu02/02/1993MasudaClock Signal Supply SystemHR905_010647HR905_to, Manabu; guchi, Yukihiro09/26/1989Microcomputer Capable Of Accessing Internal Memory At A Desired Variable Access TimeHR905_010756HR905_	HR905_010867	HR905_010859	mic Ram Having Multiplexed Twin I/O	Chin	06/28/1988	Daeje Chin; Wei Hwang; Nicky C. Lu	US 4,754,433
InterDate of IssueReferenced AsTitleTitleBegin BatesEnd BatesA.M. Wiggers03/05/1991Wiggers (US262)Generation Of Topology Independent ReferenceHR905_010509HR905da, Norboru; kawai, Ryotaro; u, Masayoshi; unoto, Masakazu02/02/1993MasudaClock Signal Supply SystemHR905_010647HR905_010647		1 1	Of Accessing ariable Access		09/26/1989	Kimoto, Manabu; Nishiguchi, Yukihiro	US 4,870,562
ItorDate of IssueReferenced AsTitleTitleBegin BatesEnd BatesA.M. Wiggers03/05/1991WiggersGeneration Of Topology Independent ReferenceHR905_010509HR905_	1		Clock Signal Supply System	Masuda	02/02/1993	Masuda, Norboru; Kamikawai, Ryotaro; Yagyu, Masayoshi; Yamamoto, Masakazu	US 5,184,027
Date of Issue Referenced As Title End Ba	1 1	4 1	Generation Of Topology Independent Reference Signals	Wiggers (US262)	03/05/1991		US 4,998,262
	Ва	Begin Bates	Title		Date of Issue	Inventor	C'try of Origin / Patent No.

• • •

HR905_024560	HR905_024549	On-Chip Bit Reordering Structure	Aichelmann (US664)	06/04/1989	Frederick J. Aichelmann, Jr.; Bruce E. Bachman	US 4,845,664
HR905_024525	HR905_024508	Random/Serial Access Mode Selection Circuit For A Video Memory System	Novak	05/05/1987	Mark F. Novak; Karl M. Guttag	US 4,663,735
HR905_024507	HR905_024498	Signal Transfer Timing Control Using Stored Data Relating to Operating Speeds of Memory and Processor		02/12/1985	Gemma, Kazutoshi; Ishibashi, Michiyasu	US 4,499,536
HR905_024244	HR905_024236	Setting System for Memory Access Timing		09/09/1988	Saito Takashi	JP 63-217452
HR905_023828	HR905_023821	Programmable I/O Device Identification		11/23/1982	McVey, James	US 4,360,870
HR905_023479	HR905_023452	Method And Apparatus For Clock Distribution And For Distributed Clock Synchronization	Grover (US277)	11/01/1994	Wayne D. Grover	US 5,361,277
HR905_022558	HR905_022539	Video Display System Using Serial/Parallel Access Memories		12/31/1985	McDonough, Kevin C; Hughes, John M; Laffitte, David	US 4,562,435
HR905_021466	HR905_021423	Fair Arbitration Technique for a Split Transaction Bus in a Multiprocessor Computer System	Fischer	11/15/1988	Fischer, Michael A.	US 4,785,394
HR905_011917	HR905_011878	Memory Interface With Automatic Delay State		12/23/1986	John Hayne, II; John Schabowski	US 4,631,659
HR905_011849	HR905_011841	Memory With Sequential Mode	Tam	07/14/1987	Tam, Aloysuis T.	US 4,680,738
HR905_011682	HR905_011665	Dual Address RAM	Ong (US489)	12/09/1986	Richard H. Ong; Peter C. Enconomopoulos; Russel W. Guenthner	US 4,628,489
HR905_011584	HR905_011577	Memory Storage Device (translation included)		01/26/1982	Junichi Taguri	JP 57-14922
HR905_011554	HR905_011545	Memory Control Method (translation included)		07/07/1981	Kunihiro Kawamasa	JP 56-82961
HR905_011544	HR905_011533	Memory System (translation included)		05/08/1985	Jun Hasegawa; Kazuhiko Honma	JP 60-80193
HR905_011532	HR905_011515	Memory Device	Taguchi	06/14/1988	Yasushi Taguchi; Hiroshi Murata	JP 63-142445
End Bates	Begin Bates	<u>Title</u>	Referenced As	Date of Issue	Inventor	C'try of Origin / Patent No.

		<u>.</u>			ا ہے	ر	c		ΤP	U	U	U	21
US 4,688,197	JP 63-239676	JP 63-239676	US 4,785,428	US 4,858,113	US 4,394,753.	US 5,006,982	US 4,763,249	GB 02197553A	P 64-43894	US 4,637,018	US 4,825,287	US 4,536,795	C'try of Origin / Patent No.
Mark F. Novak et al.		Yamaguchi, Yasunori	Atiq Bajwa; Robert Duzett; M. Vittal Kini; Kent Mason; Mark S. Myers; Sunil Shenoy	Raymond J. Saccardi	Penzel, Hangs-Joerg	Ronald J. Ebersole; David Johnson; David Budde; Mark S. Myers; Gerhard Bier	Bomba, Frank C.; Reinhard Schumann; Stephen R. Jenkins; Paul Binder	Lofgren, K.M. et al.	Ono, Naoya	Laurence P. Flora; Michael A. McCullough	Baji, Toru; Matsuura, Tasuji; Tsukada, Toshiro; Ohba, Shinya	Hirota, Akira; Miyahara, Hiroyuki; Kosaka, Yohiteru	Inventor
08/18/1987		10/05/1988	11/15/1988	08/15/1989	07/19/1983	04/09/1991	08/09/1988	05/18/1988	02/16/1989	01/13/1987	04/25/1989	08/20/1985	Date of Issue
Novak		Yamaguchi (JP676)	Bajwa	Saccardi (US113)	Penzel			Lofgren (GB553A)	Ono (JP894)	Flora (US018)			Referenced As
Control Of Data Access To Memory For Improved Video System	Translation	Semiconductor Memory Device	Programmable Memory Array Control Signals	Reconfigurable Pipelined Processor	Integrated Memory Module Having Selectable Operating Functions	Method of Increasing the Bandwidth of a Packet Bus by Reordering Reply Packets	Bus Device For Use In A Computer System Having A Synchronous Bus	Phase-locked Loop Delay Line	Semiconductor Memory (translation included)	Automatic Signal Delay Adjustment Method	Digital Video Signal Processor	Video Memory Device	Title
HR905_065539	HR905_032533		HR905_025303	HR905_025281	HR905_025235	HR905_025176	HR905_025072	HR905_025015	HR905_024980	HR905_024971	HR905_024679	HR905_024664	Begin Bates
HR905_065557	HR905_032562	1		HR905_025289	HR905_025252	HR905_025191	HR905_025119	HR905_025028	HR905_024993	HR905_024979	HR905_024701	HR905_024678	End Bates

• • •

Hynix' Preliminary Invalidity Contentions

James, David V.	Gustavson, David B.	Gustavson, David B. et al			Schanke, Morten	Ramakrishna B. IEEE Rau		Author Publication	US 4,755,937 Glier, Michael T.	US 5,099,481 Miller, Michael	US 4,597,019 Nishimoto, Nav Yutaka Ichinoi	US 4,789,960 Willis, Donald	JP 63-217452	JP 63-46864 Junichi Taguri	C'try of Origin / Patent No.
		0		1	0	0	0	-		J.	Naomichi; inoi	Н.			בו בו
11/28/1988	11/28/1988	08/22/1988	11/00/1988	11/00/1988	05/05/1989	01/06/1989	08/00/1989	<u>Date</u>	07/05/1988	05/24/1992	06/24/1986	12/06/1988		09/19/1988	Date of Issue
	SCI-C [used re SCI 1 and SCI 2]	SCI-A [used re SCI 1 and SCI 2]			SCI-B [used re SCI 1 and SCI 2]	Rau (Cydra 5)	Siemens PIP	Referenced As		Miller					Referenced As
Scalable I/O Architecture for Buses	Scalable Coherent Interface	The Scalable Coherent Interface Project (Superbus)	P1596: SCI, A Scalable Coherent Interface Bus Specification Components	Norsk Data Report	Proposal for Clock Distribution in SCI	The Cydra-5 Departmental Supercomputer Design Philosophies, Decisions, and Trade-offs	Siemens P-I-P System - IC's For Entertainment (Includes Device Data Sheets)	Title	Method And Apparatus For High Bandwidth Shared Memory	Registered Ram Array With Parallel And Serial Interface	Clock Pulse Generating Circuit In A Color Video Signal Reproducing Apparatus	Dual Port Video Memory System Having A Semi- Synchronous Data Input And Data Output	Translation	Memory Storage Device (translation included)	Title
HR905_105314	HR905_105286 \	HR905_105784	HR905_105809	HR905_105838	HR905_105320	HR905_067546	HR905_024199	Begin Bates	HR905_105851	HR905_105758	HR905_105741	HR905_105718	HR905_105708	HR905_066561	Begin Bates
HR905_105319	HR905_105310	HR905_105808	HR905_105832	HR905_105850	HR905_105324	HR905_067567	HR905_024235	End Bates	HR905_105857	HR905_105770	HR905_105757	HR905_105731	- []	HR905_066564	End Bates

. . . .

Ohno, Chikai	Bursky, Dave	K. Numata et. al.	Gigabit Logic Inc.	M. Pelgrom et al.	Schnaitter, William M. et al.	K. Ohta	Kanopoulos, Nick and Jill J. Hallenbeck	Hans-Jürgen Mattausch et al.	Gregory Uvieghara et al	S. Watanabe et. al.	Author
Fujitsu Sci. Tech. J., Vol. 24, No. 4, pp. 293- 300	Electronic Design, pp. 145-147	IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904	·	ESSCIRC Dig. Tech. Papers, pp.38-40	IEEE Journal of Solid-State Circuits, vol. SC-21, no. 5, pp. 720-726	IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654	IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 5, pp. 556-558	IEEE Journal of Solid-State Circuits, vol. 23, no: 1, pp. 105-110	IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 84-89	IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904	Publication
12/00/1998	02/22/1990	08/00/1989	08/00/1989	09/00/1986	10/00/1986	10/00/1986	05/00/1986	02/00/1988	02/00/1990	08/00/1989	<u>Date</u>
Ohno			Gigabit Logic	Pelgrom 9/86		Ohta – JSSCC 10/86	Kanopoulos		Uvieghara (JSSCC, 2/90)	Watanabe – ISSCC '89	Referenced As
Self-Timed ram: STRAM	Advanced Self-Timed SRAM Pares Access Time to 5 ns	New Nibbled -Page Architecture for High Density DRAM's	1989 GaAs IC Data Book & Designer's Guide	A 32Kbit Variable Length Shift Register for Digital Audio Application	A 0.5-GHz CMOS Digital RF Memory Chip	A 1-Mbit DRAM with 33-MHz Serial I/O Ports	A First-In, First-Out Memory for Signal Processing Applications	A Memory-Based High-Speed Digital Delay Line with a Large Adjustable Length	An On-Chip Smart Memory for a Data-Flow CPU	An Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial Read/Write Mode	Title
HR905_010333	HR905_010435	HR905_010375	HR905_024108	HR905_032563	HR905_010441	HR905_010381	HR905_065589	HR905_024275	HR905_024312	HR905_010388	Begin Bates
HR905_010343	HR905_010440	HR905_010380	HR905_024192	HR905_032565	HR905_010447	HR905_010387	HR905_065591	HR905_024280	HR905_024322	HR905_010396	End Bates

Begin Bates ation HR905_019406 HR905_010486 HR905_010486 HR905_105858 HR905_105887 Digital HR905_106285 HR905_010420 HR905_010420
Title Begin Bates A CMOS DRAM-Controller Chip Implementation HR905_019406 Internally Timed RAMs Build Fast Writable HR905_010486 Control Stores HR905_010486 Data Book Memories HR905_105858 Bipolar/MOS Memories Data Book HR905_105887 A 32-kbit Variable-Length Shift Register for Digital Audio Application HR905_106285 Pipelined Static RAM Endows Cache Memories With 1-ns Speed HR905_010420

